## Overview of silicon strip sensor detector development for sPHENIX experiment

I. Nakagawa,<sup>\*1</sup> Y. Akiba,<sup>\*1</sup> D. Cacace,<sup>\*2</sup> E. Desmond,<sup>\*2</sup> T. Hachiya,<sup>\*2,\*3</sup> Y. Kawashima,<sup>\*1,\*4</sup> E. Mannel,<sup>\*2</sup> H. Masuda,<sup>\*1,\*4</sup> G. Mitsuka,<sup>\*1</sup> R. Nouicer,<sup>\*2</sup> R. Pisani,<sup>\*2</sup> K. Shiina,<sup>\*1,\*4</sup> M. Tsuruta,<sup>\*1,\*4</sup> and Y. Yamaguchi<sup>\*1</sup>

The intermediate tracker  $(INTT)^{1,2}$  is a barrel type tracker to be implemented outside of another tracking device MVTX detector near the beam pipe and covering central rapidity region of the sPHENIX collision point as shown in Fig. 1. The development of INTT is now in the second generation prototype testing stage. Shown in Fig. 2 is the INTT ladder prototype for layers 1 to 3. Various response tests have been executed and resulting performances are found to be satisfactory.<sup>3)</sup> Further tests will be performed using cosmic rays in the test bench. An external trigger using scintillators is under development for the measurement.<sup>4)</sup> These prototypes are to be tested with a beam at Fermilab in March, 2018. A three-layer telescope setup is under preparation for the beam test. In parallel, the third generation silicon sensors for the layers 1 to 3 are already under manufacture and they are expected to be the pre-production version.





Fig. 2. The INTT ladder prototype for layers 1 to 3. The ladder consisted of silicon sensors, FPHX readout chips used for former silicon detector in the PHENIX experiment, a high density interconnect (HDI) readout cable and a support structure.



Fig. 3. R&D schedule of INTT.

cess of the INTT is a design of its bus extender cable. Due to the requirement of long signal transmission  $(\sim 1.3 \text{ m})$  within a limited space, standard flat flexible cables can not be used. A development of a high density multi-layered flexible cable have started effectively in spring of 2017.<sup>5)</sup> One of key developments is to make the differential signal line width as narrow as possible and achieve the higher density in order to satisfy the compactness of the cable. We are about to get to the latest technology limit of the line width for 1.3 m distance.

## References

- 1) I. Nakagawa et al., Accel. Prog. Rep. 48, (2015).
- 2) I. Nakagawa et al., Accel. Prog. Rep. 49, 106 (2016).
- 3) H. Masuda, in this report.
- 4) K. Shiina, in this report.
- 5) T. Hachiya, in this report.
- 6) M. Tsuruta, in this report.
- 7) Y. Yamaguchi, in this report.

Fig. 1. Layout of inner tracking systems of the sPHENIX experiment. The beam pipe is lapped with 3 layers of MVTX and 4 layers of INTT detectors.

The study was made to optimize the design of the layer-0.<sup>7)</sup> Due to the closest distance from the collision point, the layer-0 is designed to reduce its channel occupancy of the detector by charged particles as much as possible. As shown in Fig. 3, the first prototype for the layer-0 silicon and the high density interconnect (HDI) readout cable have been manufactured and to be tested in spring of 2018. The HDI of layer-0 is designed to be narrower than that of layers 1 to 3 since number of signal lines are fewer.

The biggest technical challenge in the R&D pro-

- \*<sup>2</sup> Brookhaven National Laboratory
- \*<sup>3</sup> Nara Woman's University

<sup>\*1</sup> RIKEN Nishina Center

<sup>\*4</sup> Department of Physics, Rikkyo University